I. INTRODUCTION AND RELATED WORK
New-generation safety-and mission-critical embedded systems, and especially space computing ones, demand high performance, reliability, efficiency, and flexibility [1] . In these systems, as the data collection rate surpasses the data communication rate, increasing systems' onboard data processing is required to mitigate data transmission bottlenecks. However, on-board computers are exposed to more radiations in comparison to those processing data at the Earth ground level, which leads to significant reliability degradations [2] . Hence, reliability and performance should be considered simultaneously for such systems [3] .
Including hardware support in computations helps us to speed up the execution and gain a better performance, which was traditionally done by using application-specific integrated circuits (ASICs). However, although ASICs are a very efficient option, they suffer from: fixed functionality, increased time-to-market of development, and expensive bug detection or functionality improvement. Dynamically reconfigurable hardware (DRH) is a key solution to address these drawbacks. The DRH paradigm [4] is a combination of the two traditional computing paradigms: Application specific computing and general purpose computing. The most widespread reconfigurable computers are SRAMbased field programmable gate arrays (FPGAs), which offer a tradeoff between performance and flexibility [5] , [6] . These devices can be reconfigured multiple times at run time, which makes a single FPGA capable of executing multiple functionalities in a time-multiplexed manner. This feature allows executing hardware task graphs (TGs) whose size is bigger than the FPGA, by employing appropriate scheduling techniques [7] .
Despite flexibility and good performance, as SRAMbased FPGAs are frequently implemented with memory cells susceptible to radiation-induced soft errors [8] , they suffer from the so-called single event effects [9] , such as single event upsets (SEUs), multiple bit upsets, and multiple cell upsets. These upsets can lead to the FPGA functionality failure, therefore some fault tolerance (FT) techniques are required to reduce the impacts of these upsets. However, FT techniques imply several overheads (e.g., performance, power consumption, hardware, and timing expenses) to the system. Hence, the FT techniques should be chosen appropriately so that not only system reliability is increased, but also the corresponding overheads do not increase significantly.
Several studies have concentrated on improving the reliability and FT aspects of FPGAs without considering the scheduling problem. These studies can be categorized into two groups of mitigation techniques, namely: design-based methods and recovery techniques. Design-based methods involve redundancy and they can be applied at different granularities and different levels of design, independently of the final application [10] , [11] . Recovery-based methods are especially designed for reconfigurable computers to prevent fault accumulation at run time [12] . These methods employ scrubbing or task reallocation to periodically refresh the contents of the memory cells. In any case, most of the studies on FT techniques in reconfigurable computers assume that all the tasks can be placed simultaneously on the reconfigurable computer, and therefore they have not taken any scheduling strategy into account [13] , [14] . Nevertheless, modern embedded systems with reconfigurable coprocessors have very limited resources availability [15] . Hence, scheduling techniques are required for the running applications to achieve an acceptable performance in reconfigurable platforms.
However, very few studies have considered both scheduling and FT techniques simultaneously. These methods try to increase the reliability whereas a given performance is guaranteed. For instance, a Primary/Backup scheme is proposed in [16] in order to support FT while scheduling. In [17] , a real-time fault-tolerant scheduling algorithm is presented so that, by using a sufficient schedulability test condition, it schedules hybrid hardware/software tasks that are able to tolerate f i faults during task execution. Recently, we have investigated the application of different FT strategies on different real-time scheduling algorithms in reconfigurable platforms [18] .
This paper presents an approach that enhances traditional scheduling methods by considering FT requirements of the running applications, which are represented as directed acyclic graphs (DAGs) [19] , (or simply TG in the remainder of this paper), and that will run on a reconfigurable computer. For that purpose, it applies active redundancybased FT techniques to the hardware tasks, by applying a multi-objective optimization algorithm to improve both their reliability and total execution time (which is known as makespan). An as soon as possible (ASAP) scheduling algorithm is used to steer the reconfiguration and execution of the applications in the reconfigurable resources, by taking the data dependencies among tasks and the configuration overheads into account. Thus, this paper demonstrates how this ASAP-based scheduling approach can be greatly improved by considering both task execution time and applications reliability simultaneously. In the proposed solution, task replication is used for FT and task reconfiguration is employed as a recovery-based method. Experimental results will show the positive effects of the presented solution in comparison with other fixed FT techniques so that without degrading the TGs makespan, their mean time to failure (MTTF) can be improved significantly and vice versa. Supplementary experiments in fault-varying environments will demonstrate that the presented approach outperforms other state-of-the-art adaptive FT techniques [10] .
The remainder of the paper is organized as follows. Section II describes the system model. Section III presents a motivational example. Next, Section IV presents the proposed methodology. Section V gives the experimental evaluations and the obtained results, and finally Section VI concludes the paper and provides suggestions for future work.
II. SYSTEM MODEL A. Task Model
In the proposed solution, hardware tasks are modeled as DAGs, whose nodes represent computational tasks, and whose edges indicate dependencies among the tasks. In this paper, each hardware task τ i is modeled as follows:
where CT i is the computation time of Task τ i , CC i is task size in terms of configurable logic blocks (CLBs) count [20] , T S i is task size in the configuration memory (number of configuration bits), and SB i is the percent of sensitive bits of the task. Any upset in a sensitive bit will eventually affect the functionality of the corresponding task and leads to a failure [21] . The number of sensitive bits of a design can be estimated by means of fault injection, fault emulation, or even radiation-ground experiments [22] . Since the validity of the presented model has been verified on a Virtex-5 FPGA, in this case the basic elements are the so-called configurable logic blocks. However, this idea can be easily ported to any other FPGA in the market, since all of them feature any sort of basic elements, such as, for instance, Logic Elements (LEs) in Altera architectures.
It is assumed that the TG is executed successfully if all the tasks are executed correctly [23] . In addition, it is assumed that TGs are soft real-time, that decreasing makespan leads to increasing QoS [7] , such as the H.264 video encoder [24] .
B. Reconfigurable Computer Model
The target FPGA features partial runtime reconfigurability and it includes an array of CLBs, such that hardware tasks are synthesized and mapped on a subset of them. Typically, in partially reconfigurable systems, a CLB is not the minimum addressable segment of the device that can be reconfigured separately, but a group of them, which is referred to in this paper as CLB group. Thus, the target partially reconfigurable computer RC is characterized as
where RO and CO indicate row count and column count (in terms of CLBs) of the reconfigurable computer. GS stands for CLB group size (in terms of CLB count in each group), and finally CD is the configuration delay of a CLB group. The configurations are carried out in a serial manner [7] . For practical reasons, it has been assumed that the tasks are reconfigured in the target device following a 1-D reconfiguration model. In other words, tasks span the whole height of the device, and occupy a number of columns of CLBs. Thus, the number of columns of CLBs needed to implement Task τ i on the target reconfigurable device is shown as ColumnCount τ i . For a given Task τ i , its size CC i (in terms of CLBs) and its ColumnCount τ i are related as follows:
In the proposed solution, hardware tasks can be simultaneously placed on the reconfigurable computer as long as their total column count is less than or equal to the device's column count CO [25] , i.e.:
C. Reliability and Fault Model
As indicated by [26] , different altitudes above the Earth surface have different soft error rates (SERs) that can be measured #SEUs per bit per time unit. In this work, the reliability model presented in [27] has been used. In this model, the hardware tasks unreliability can be calculated as
where R τ i is the task reliability and P F τ i is the probability of failure of Task τ i given j upsets during its execution, j ≥ 1, i.e.:
As not all the bits of a task are sensitive, let SB i indicate "upset in a sensitive bit of Task τ i ." Thus, P F i,j is the conditional probability of at least one bit flip in the sensitive bits of Task τ i , given j upsets
where
As SERs follow the Poisson distribution, (7) can be used to estimate the probability of j bit flips in Task τ i when it is running
, in which ρ is the SER expressed in #SEUs per bit per time unit [26] , CT i is task computation time, and RT i is residency time of Task τ i indicating the time elapsed from when it is configured until it starts its execution. The SER can be estimated by some modeling tools such as CREME96 [28] .
Once the task unreliability Q τ i is known, the failure rate (number of failures per time unit per task) of a task during its execution can be estimated as follows [2] :
Finally, the mean time to failure (MTTF) as an indicator of reliability is easily calculated as
In this paper, an active redundancy-based FT technique is used for increasing task reliability [29] . With this technique, by replicating Task τ i for r i times, using 1 − out − of − r i scheme, the unreliability of the faulttolerant task τ f t,i is given by [30] :
(10) Hence, the unreliability of task graph T G is obtained as
where R T G is reliability of the TG after applying FT techniques. Finally, MTTF of the TG is easily calculated as
where MS T G is the makespan of T G.
D. Scheduling Model
To manage the execution of hardware TGs, since listbased scheduling techniques need little computation time and provide suboptimal but good schedules [7] , the proposed solution uses a nonpreemptible as soon as possible (ASAP) scheduler. Thus, first of all, the Starting Configuration Time (SCT (τ i )) of Task τ i is determined taking into account the tasks' precedence constraints as follows:
FET τ j (13) where AVL (RC, τ i ) indicates the earliest time, after the last task configuration, that the reconfigurable computer RC is available and has free area to place all replicas of Task τ i , P R(τ i ) stands for the set of predecessors of τ i , and FET τ j is the finishing execution time of τ j . As an active redundancy-based FT technique is used, and also the scheduling strategy is not preemptible, FET of task τ i is obtained as (14) in which SET (τ i ) denotes the starting execution time of τ i (SET (τ i )). Since Task τ i can start its execution once it is configured, we have
where FCT (τ i ) is finishing configuration time of τ i . As reconfigurations are carried out in a serial manner, FCT (τ i ) is calculated as
where CD i and r i denote configuration delay and the number of redundancies of Task τ i , respectively. Finally, the makespan of the TG is easily obtained as
As it has been illustrated through (13)- (16), in order to allocate a new task in the reconfigurable device, a partial reconfiguration process is required prior to its execution. 
end if 15:
This is a time-consuming process, especially in case of replicated tasks. This problem can be alleviated by applying a well-known technique named task prefetch [15] , [24] , which consists in configuring the tasks before they are ready to be executed, in such a way that their configuration delay overlaps with the execution time of precedent tasks. This technique leads to achieve a better makespan which gives the opportunity of using more FT techniques. Thus, by taking task prefetch into account, SCT (τ i ) and SET (τ i ) are reformulated as
FCT (τ i ), FET (τ i ), and MS T G remain unchanged. These ideas have been gathered in Algorithm 1. It determines the starting and finishing configuration and execution times of the hardware tasks scheduled with the prefetch-aware ASAP scheduling strategy. The input parameter Prefetch indicates whether task prefetch will be applied or not.
In Algorithm 1, τ s stores the set of unscheduled tasks, sorted by the ASAP strategy. The values of SCT, FCT, and SET of the tasks have been calculated in Lines 8-10, assuming task prefetch. The same values for the case of having no task prefetch have been obtained in Lines 12-13. Then, FET of tasks has been calculated in Line 15. Finally, the returned value is the makespan of the TG (see Line 18). 
III. MOTIVATIONAL EXAMPLE
To clarify the proposed models and solutions, a hardware TG with nine tasks has been depicted in Fig. 1 . The characteristics of the tasks have been tabulated in Table I and those of the reconfigurable computer have been extracted from the Xilinx Virtex-5 XUPV5LX110T FPGA. Details of the reconfigurable computer, and the measures of SERs are further elaborated in Section V-A. In addition the unreliability and MTTF of the tasks in Table I have been obtained from (5) and (9), respectively. On the other hand, (12) and (17) have been used to obtain the MTTF and the makespan of the TG, respectively.
As a first example, the presented TG has been scheduled by the ASAP strategy on the aforementioned reconfigurable computer without any FT techniques (see Fig. 2 ). Then, in Fig. 3 the same TG featuring a duplication with comparison (DWC) FT technique is displayed. As Fig. 2 shows, the makespan of this TG is 1381 ms, which leads to a MTTF of 7.51 × 10 4 ms. By using DWC (see Fig. 3 ), the MTTF is improved to 2.29 × 10 7 ms, but the makespan is increased to 1752 ms. As these two figures show, each task requires some reconfiguration delay before execution, which is in gray color in the figures. Fig. 3 has shown that applying fixed FT techniques to all the tasks has positive effects on MTTF, but a negative impact on makespan of the whole TG. The methodology presented in this paper aims at selecting different redundancy-based FT techniques for the tasks, in order to find solutions that improve MTTF, but at the cost of paying different (and yet acceptable) levels of makespan degradation. It is noteworthy to state that, since MTTF is an indicator of reliability, and following (12) it depends on both reliability and makespan, MTTF can be used to show reliability improvement only when the makespan does not change.
The following examples will illustrate the presented methodology and will show the potential benefits that can be obtained by using it.
To illustrate a case of MTTF improvement without deteriorating makespan, selective FT techniques have been chosen for the tasks of Fig. 2 and the result has been depicted in Fig. 4 . This solution has the same makespan of Fig. 2 (1381 ms) , but as tasks τ 5 and τ 7 use double and triple redundancy, respectively, following (12) , the MTTF of the TG is increased from 7.51 × 10 4 to 1.18 × 10 5 ms. These kind of redundancy-based FT techniques have been widely studied in the literature. Thus, on one hand, triple redundancy, also known as triple modular redundancy (TMR) or n-redundancy are well-known solutions to increase the reliability of embedded systems, and it consists of instantiating n copies of a task and then, voting the correct output. Since this can be implemented in multiple ways, such as adding an additional voting circuit [31] or in a time multiplexed manner [32] (with different costs), in order not to lose generality, the approach in this paper will assume that the cost of n-redundancy is the hardware cost of the n − 1 additional replicas of the task. On the other hand, double redundancy, also known as DWC, has also been investigated as an alternative to TMR since it reduces the area overhead of triplication [33] , [34] .
Finally, the example of Fig. 5 achieves a reliability improvement and a makespan degradation between those of Figs. 3 and 4. In this case, Tasks τ 5 and τ 7 are triplicated, whereas Tasks τ 1 , τ 3 , τ 4 , τ 6 , τ 8 , and τ 9 are duplicated. Thus, in this example not only reliability improves, but also the makespan decreases from 1752 to 1741 ms in comparison with Fig. 3 . These examples have illustrated how selective redundancy-based FT techniques can be used in different manners to obtain a solution that satisfies the users' needs. Thus, some solutions can be acceptable for hard real-time systems, whereas others can be used to improve the Qualityof-Service (QoS) of the applications.
For the sake of simplicity, all these examples have been obtained assuming a scheduler that does not implement configuration prefetch. This technique makes possible to achieve even better results, as it will be discussed in Section V.
IV. PROPOSED METHODOLOGY A. Problem Formulation
The proposed solution aims at selecting different FT techniques for hardware tasks, such that, for each one of these combinations, the reliability of the TG is maximized whereas its makespan is degraded as less as possible. The explored solutions range between applying no FT techniques to the tasks (minimum reliability and makespan) and applying N Max redundancy to all of them (maximum reliability and makespan), being N Max a fixed parameter known in advance. The redundancy level of Task τ i is then a Decision Variable of the optimization problem and, in this paper, it is denoted as r i . These variables take integer values indicating different FT techniques. For instance, r i = 1 indicates no FT technique for τ i , r i = 2 denotes DWC and r i = 3 devotes to TMR.
As there are two optimization objectives (reliability and makespan), a multi-objective optimization approach is used to improve both objectives while respecting the task order and device area constraints (the task order is determined in advance by the underlying scheduling algorithm). Hence, the optimization problem is formulated as Maximize
When dealing with optimization problems, it is easy and straightforward to find an optimal solution in single-objective optimization problems, so a decision variable vector that minimizes (or maximizes) the sole objective function and holds the constraints is considered as the optimization solution. As the introduced problem is multi-objective, the concept of optimality of single objective approaches cannot be directly used, therefore a classification of the solutions is presented in terms of Pareto optimality [35] . In the general case, if there are k decision variables and b objective functions, we have 1) X = (r 1 , r 2 , . . . , r k ) is a vector of decision variables. 2) f (X) = {f 1 (X) , f 2 (X) , . . . , f b (X)} is a vector of objective functions.
In terms of minimization, the following definitions of Pareto optimality exist [36 The solution that the proposed methodology returns is selected as the one among solutions of the Pareto set that best complies with the user's needs. This is indicated by means of an input weight named α, 0 ≤ α ≤ 1. α = 1 stands for maximum reliability optimization, whereas α = 0 means minimum makespan degradation. Any value between 0 and 1 indicates an intermediate solution between these two ends.
B. Outline of the Proposed Solution
Based on the problem formulation and the aforementioned definitions, the proposed Pareto-based technique, applies a multi-objective optimization algorithm in order to obtain the Pareto set of solutions. There are many approaches to convert a multi-objective optimization problem to a single-objective one. For example, ε-Constraint Approach and Weighted-Sum Approach are two commonly used classical methods [35] . The Weighted-Sum Approach converts a set of objectives into a single one by multiplying each objective to the user-defined weights. In spite that the latter approach is straightforward, it has some drawbacks, e.g., choosing weight vectors uniformly does not necessarily lead to a uniform set of Pareto optimal solutions. For this reason, the ε-Constraint Approach has been used to implement the proposed methodology. Thus, the multi-objective optimization problem has been reformulated by holding one of the objectives and restricting the remaining It is important to note that, since the underlying scheduling strategy (ASAP) is suboptimal, the solution that this methodology returns is suboptimal as well.
In the presented technique, reliability is selected as the single objective of the optimization problem and makespan is considered as a constraint. It receives as inputs the task graph T G, the reconfigurable computer RC, and the α parameter discussed before. Then, the minimum and maximum values of the makespan are obtained in Lines 7 and 8, respectively, in order to find its lower and upper bounds. MS min is obtained by scheduling the input TG without any FT techniques and, in a similar way, MS max is obtained by applying the maximum redundancy level to the tasks (N Max ).
In each iteration of the loop in Lines 10-20, a single objective optimization problem (defined in lines [11] [12] [13] [14] [15] [16] [17] with different constraints is solved, and the obtained result is stored in decision variable DV . After solving each problem, the CompareParetoSets function updates the Pareto set, based on Definitions 1-3, by comparing the previously found nondominated solutions with the current decision variable set (DV ). Finally, the most desired user's solution is selected by the SelectPreferredSolution function (Line 21). This function uses the α input parameter to select the solution x * ∈P areto Set such that
where R (x * ) indicates the reliability of solution x * , and R Min and R Max denote the minimum and maximum reliability of solutions, indicated in the Pareto front, respectively. The complexity of Algorithm 2 is governed by that of the optimization algorithm used to solve the problem presented in Lines 11-17. Since the decision variables are the redundancy level of tasks r i and they take integer values, the presented optimization problem is integer nonlinear. It has been proven that there is no polynomial-time optimal solution for optimization problems with integer variables [37] . There exist many techniques to solve the presented optimization problem, such as Outer approximation, Generalized Benders decomposition, Extended cutting-plane method, Branch and bound, and Branch and cut. In the worst-case scenario, these methods take an exponential number of iterations, but the properties of practical problems are such that in practice these optimization methods often work efficiently [38] . The experiments that have been carried out (which are described in the next section) showed that the proposed Pareto-based approach worked efficiently for the TGs that were evaluated. Thus, on average it requires totally 688 ms to generate the Pareto set of solutions. The experiments have been run on a computer with an Intel Core i5 2.4-GHz processor and a Windows 8.1 operating system.
V. EXPERIMENTAL RESULTS

A. Experimental Setup
This section presents experimental results on realistic TGs in order to evaluate the proposed Pareto-based approach. In these experiments, the TGs have been generated using P-Method [39] , which is based upon the probabilistic construction of a TG adjacency matrix. In order to generate appropriate TGs for the target reconfigurable computer, some changes have been made to the P-Method, so that the parameters introduced in (1) are considered in the TG generation.
In the experiments, a realistic partial reconfigurable computer is modeled and several real-world inspired TGs are randomly generated to be simulated on it. In this case, the Xilinx Virtex-5 XUPV5LX110T FPGA [40] has been modeled, which features 160 rows and 54 columns of CLBs. In this device, each CLB group has 20 CLBs and there are 8 CLB groups per column. According to experi- mental measurements made by our research group, each CLB group takes 3.53 ms to be configured. Therefore, RC = (160, 54, 20, 3.53).
The evaluated TGs contain ten tasks (to mimic H.264 and MP3 TGs [24] ), each of which is attributed with realistic characteristics. The computation times are selected between [10...500] ms [41] . Each task has a width and height in the range of [7...42] CLBs to model hardware tasks between 49 and 1764 CLBs, such as UART reconfigurable core and the Discrete Wavelet Transform reconfigurable core [42] .
Task size T S depends on the number of occupied CLB groups. For the Xilinx Virtex-5 XUPV5LX110T, each CLB group contains 36 frames and each frame has 1280 bits. Sensitive bits are stated as a percentage of the task size. To mimic real-world tasks, this parameter takes values ranging between 7% [43] to upmost 35% [44] of the task size.
Based on the values of soft errors reported in [26] , for difference altitudes of harsh environments, SERs take values ranging between 1.0 × 10 −7 to 5.0 × 10 −3 upsets per bit per day. By having a TG and the SER, MTTF of tasks and TGs before and after applying FT techniques can be easily obtained from (9) and (12) . The results are presented as an average value of 100 independent runs of different TGs. The positive impacts of applying the presented methodology are demonstrated in the next Sections.
B. MTTF Improvement
In the first experiment, the TGs have been scheduled without any FT techniques in order to obtain their MTTF and makespan. Then, Algorithm 2 has been applied with and without considering task prefetch (illustrated in Algorithm 1). From all the obtained points of the Pareto set, the solutions with a makespan equal to the case with no FT technique, but a higher MTTF has been selected.
Different task characteristics have different impacts on MTTF of the TG. In this experiment, the effects of task CLB count and task computation time on the MTTF improvement are examined. It is noteworthy to state that, since task size and configuration delay depends on task CLB count, their effects are not experimented separately.
TGs whose tasks feature sizes ranging from 50 to 1500 CLBs have been evaluated (see Table II ). This table also [5] [6] . In this case, MTTF improvement varies from 11.91% to 849.76% which is, on average, 26 times higher. Thus, by applying the proposed solution, the makespan of TGs could be held constant while its MTTF is substantially improved. In addition, this improvement is more significant for tasks with lower size ratio. Another experiment has been performed in which task computation time changes from 50 to 500 ms (see Table III ). This table shows moderate improvements when no task prefetch is used, but very good ones when using this technique on the scheduler, especially for large task computation times. Although these MTTF improvements are achieved without deteriorating makespan, the experiments show that the configuration delay is a serious limitation to the MTTF improvement and when the configuration delay decreases due to task prefetch, the MTTF improvement is more significant. The experiments with task prefetch show a MTTF improvement that is, on average, 15.38 times higher than their counterparts without using task prefetch.
C. Comparison With Fixed FT Technique: DWC
In the second experiment (see Fig. 6 ), all the TGs have been enhanced with the DWC FT technique [45] and then their reliability and makespan have been compared with the proposed technique. The objective is to observe how the Pareto-based solutions, which feature different tradeoffs between reliability improvement and makespan degradation for different values of the α parameter outperform DWC. Similarly as in previous experiments, two cases have been examined: scheduling with and without task prefetch.
As Fig. 6 shows, by decreasing α from 1 to 0, the reliability is degraded from 0% to 2.6%. The more the reliability is degraded with respect to DWC (lower α value), the better makespan improvement is achieved and this improvement is more significant when task prefetch is applied. With no prefetch, the makespan improvement ranges from 27 to 1325 ms (from 0.5% to 31%) whereas by applying task prefetch, a makespan improvement from 1094 to 2195 ms is achieved (from 25% to 52%). This experiment clearly shows how different degrees of makespan improvement can be achieved based on the user's preferences.
D. Comparison With Adaptive FT
Recently, Jacobs et al. in [10] have introduced a comprehensive framework for adaptive FT in space computing and SER-varying environments. Their approach, named "threemode adaptive strategy," employs different FT techniques for different ranges of SERs, and in each SER, a fixed FT technique is used for all the tasks. In this approach, single tasks are executed when the SER is lower than 10% of the expected fault rates, triplicated tasks are executed when the SER is above 50% of the expected fault rates, and tasks are duplicated otherwise. This technique assumes that all the running tasks fit in the reconfigurable computer and, hence, it does not implement any scheduling strategy.
To make a fair comparison with Jacobs's strategy, our ASAP scheduling technique without task prefetch has been added to the Jacobs' approach. To do the comparison, after applying the proposed Pareto-based technique to the input TGs, two solutions have been chosen: 1) The one that most improves the MTTF without deteriorating makespan, and 2) The one that most improves makespan without degrading reliability. The results are illustrated in Fig. 7 . As this figure shows, in the first SER range (0% → 10%), Jacobs uses a single module technique, therefore even by using our approach, the makespan could not be improved, but the MTTF can be improved easily. For higher SERs, both makespan and MTTF are improved without degrading the other metric. In addition, within the same range, the MTTF and makespan improvements are more significant as the SER increases. The obtained results demonstrate that although adaptive FT techniques in SER-varying environ- Fig. 7 . Comparison of MTTF and makespan improvement with an adaptive FT approach [10] . Note that the left y-axis scale is logarithmic.
ments have positive impact on the system performance, our technique achieves even better results.
VI. CONCLUSION AND FUTURE WORK
This paper has addressed the problem of reliability and makespan optimization of hardware TGs in reconfigurable platforms, by applying redundancy-based FT techniques to the running tasks. The proposed problem has been formulated as a multi-objective integer nonlinear optimization problem, which uses an ASAP-based scheduler with task configuration prefetch to steer the execution of the tasks in the device. It involves the exploration of the solutions space in order to find a set of solutions that offer different tradeoffs between reliability improvement and makespan degradation.
Experimental results have demonstrated the positive effects of the proposed technique. Experiments have been performed on real-world-inspired hardware TGs. Thus, by using the proposed technique, the reliability of TGs can be improved without any makespan degradation, and vice versa. Applying task prefetch to the underlying scheduling strategy leads to even more significant improvements. The presented technique also outperforms the adaptive FT strategy described in [10] , for fault-varying environments.
For future work, we want to extend this approach by adding a placement-aware optimization approach and to study different reconfiguration area models.
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